loading...
If It's All about Yield, Why Talk about Testing?
Freiburg, Germany May 20-May 24
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ETS.2007.2712th IEEE European Test Symposium (ET ...
 This Article 
 
PURCHASE ARTICLE: $0
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Rene Segers, NXP Semiconductors
This talk will discuss the evolution of test and diagnosis, in the broad sense, over the recent years as well as the outlook into the future. Test, as it was only recently a pure discriminator between good and bad, has gained significant more added value by acting also a feedback loop towards the manufacturing process of Integrated Circuits. Of course, this feedback loop was already there, but was limited to information on test bin level from a tester. In the last couple of years, this has changed dramatically, and we are now able to pinpoint to circuit coordinates and/or to circuit structures as potential candidates for low yield causes. By linking this diagnosis information to in-line data, a more than direct link to a root cause in the fab can be achieved. And this is not the end of the story. By linking diagnosis to the layout one should be able to even stronger and quicker close the loop between Design, Manufacturing and Test. All of the above will be discussed in the talk, which in a sense could mean that the talk is all about DfX, Design for eXcellence ...
Citation:
Rene Segers, "If It's All about Yield, Why Talk about Testing?," ets, pp.3, 12th IEEE European Test Symposium (ETS'07), 2007
Usage of this product signifies your acceptance of the Terms of Use.