loading...
A System-on-Programmable Chip Approach for MIMO Sphere Decoder
Los Alamitos April 18-April 20
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/FCCM.2005.1313th Annual IEEE Symposium on Field-P ...
 This Article 
 
PURCHASE ARTICLE: $0
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Jing Ma, University of New Orleans
Xinming Huang, University of New Orleans
This paper presents a system-on-programmable chip approach for a Schnorr-Euchner strategy based sphere decoder. The decoding algorithm is partitioned with the division intensive matrix computation part on embedded microprocessor and the iterative lattice decoding function on programmable logics. Efficient hardware architectures are developed with three levels of parallelism. The system prototype of the decoder shows that it supports 35.75 Mbit/s data rate on an Altera Stratix EP1S10 FPGA located on Nios development board for a four antenna system with 16-QAM signal constellation, and is about 20 times faster than its implementation on a DSP.
Citation:
Jing Ma, Xinming Huang, "A System-on-Programmable Chip Approach for MIMO Sphere Decoder," fccm, pp.317-318, 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'05), 2005
Usage of this product signifies your acceptance of the Terms of Use.