loading...
A High-Performance Asynchronous FPGA: Test Results
Los Alamitos April 18-April 20
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/FCCM.2005.913th Annual IEEE Symposium on Field-P ...
 This Article 
 
PURCHASE ARTICLE: $0
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
David Fang, Cornell University
John Teifel, Cornell University
Rajit Manohar, Cornell University
We report test results from a prototype asynchronous FPGA (AFPGA) implemented in TSMC?s 0.18?m CMOS process. The AFPGA uses SRAM-based configuration bits with pipelined logic blocks and switch boxes. Test results demonstrate a throughput of 674 MHz at 1.8 V.
Citation:
David Fang, John Teifel, Rajit Manohar, "A High-Performance Asynchronous FPGA: Test Results," fccm, pp.271-272, 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'05), 2005
Usage of this product signifies your acceptance of the Terms of Use.