loading...
Automated Generation of Hardware Accelerators with Direct Memory Access from ANSI/ISO Standard C Functions
Napa, California April 24-April 26
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/FCCM.2006.2814th Annual IEEE Symposium on Field-P ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
David Lau, Altera Santa Cruz
Orion Pritchard, Altera Santa Cruz
Philippe Molson, Altera Santa Cruz

Methodologies for synthesis of stand-alone hardware modules from C/C++ based languages have been gaining adoption for embedded system design, as an essential means to stay ahead of increasing performance, complexity, and time-to-market demands. However, using C to generate stand-alone blocks does not allow for truly seamless unification of embedded software and hardware development flows.

This paper describes a methodology for generating hardware accelerator modules that are tightly coupled with a soft RISC CPU, its tool chain, and its memory system. This coupling allows for several significant advancements: (1) a unified development environment with true pushbutton switching between original software and hardwareaccelerated implementations, (2) direct access to memory from the accelerator module, (3) full support for pointers and arrays, and (4) latency-aware pipelining of memory transactions.

We also present results of our implementation, the C2H Compiler. Eight user test cases on common embedded applications show speedup factors of 13x-73x achieved in less than a few days.

Citation:
David Lau, Orion Pritchard, Philippe Molson, "Automated Generation of Hardware Accelerators with Direct Memory Access from ANSI/ISO Standard C Functions," fccm, pp.45-56, 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'06), 2006
Usage of this product signifies your acceptance of the Terms of Use.