loading...
Advanced Unbounded Model Checking Based on AIGs, BDD Sweeping, And Quantifier Scheduling
San Jose, California, USA November 12-November 16
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/FMCAD.2006.4Formal Methods in Computer Aided Desi ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Florian Pigorsch, Albert-Ludwigs-Universitat Freiburg, Institut fur Informatik, Germany
Christoph Scholl, Albert-Ludwigs-Universitat Freiburg, Institut fur Informatik, Germany
Stefan Disch, Albert-Ludwigs-Universitat Freiburg, Institut fur Informatik, Germany
In this paper we present a complete method for verifying properties expressed in the temporal logic CTL. In contrast to the majority of verification methods presented in recent years, we support unbounded model checking based on symbolic representations of characteristic functions. Among others, our method is based on an advanced And-Inverter Graph (AIG) implementation, quantifier scheduling, and BDD sweeping. For several examples, our method outperforms BDD based symbolic model checking by orders of magnitude. However, our approach is also able to produce competitive results for cases where BDD are known to perform well.
Citation:
Florian Pigorsch, Christoph Scholl, Stefan Disch, "Advanced Unbounded Model Checking Based on AIGs, BDD Sweeping, And Quantifier Scheduling," fmcad, pp.89-96, Formal Methods in Computer Aided Design (FMCAD'06), 2006
Usage of this product signifies your acceptance of the Terms of Use.


Suggestions