Laser defect correction applications to FPGA based custom computers

Napa Valley, CA April 16-April 18

DOI Bookmark:

http://doi.ieeecomputersociety.org/10.1109/FPGA.1997.624626

5th IEEE Symposium on FPGA-Based Cust ...

	This Article
	PURCHASE ARTICLE: $0 PDF HTML IEEE Xplore Subscribers
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by G.H. Chapman Articles by B. Dufort

	ASCII Text	x
	G.H. Chapman, B. Dufort, "Laser defect correction applications to FPGA based custom computers," Field-Programmable Custom Computing Machines, Annual IEEE Symposium on, pp. 240, 5th IEEE Symposium on FPGA-Based Custom Computing Machines (FCCM '97), 1997.

	BibTex	x
	@article{ 10.1109/FPGA.1997.624626, author = {G.H. Chapman and B. Dufort}, title = {Laser defect correction applications to FPGA based custom computers}, journal ={Field-Programmable Custom Computing Machines, Annual IEEE Symposium on}, volume = {0}, year = {1997}, issn = {1082-3409}, pages = {240}, doi = {http://doi.ieeecomputersociety.org/10.1109/FPGA.1997.624626}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Field-Programmable Custom Computing Machines, Annual IEEE Symposium on TI - Laser defect correction applications to FPGA based custom computers SN - 1082-3409 SP EP A1 - G.H. Chapman, A1 - B. Dufort, PY - 1997 KW - field programmable gate arrays; laser defect correction applications; defective sections; complexity; speed; monolithic FPGA based custom computers; chip area; test FPGAs; laser link defect avoidance routing; flawed blocks; delays; active switches; error cell distribution VL - 0 JA - Field-Programmable Custom Computing Machines, Annual IEEE Symposium on ER -

G.H. Chapman, Sch. of Eng. Sci., Simon Fraser Univ., Burnaby, BC, Canada

B. Dufort, Sch. of Eng. Sci., Simon Fraser Univ., Burnaby, BC, Canada

The complexity and speed of monolithic FPGA based custom computers has been set by the presence of defective sections which limit chip area. Test FPGAs show that laser link defect avoidance routing around flawed blocks generates delays

Index Terms:

field programmable gate arrays; laser defect correction applications; defective sections; complexity; speed; monolithic FPGA based custom computers; chip area; test FPGAs; laser link defect avoidance routing; flawed blocks; delays; active switches; error cell distribution

Citation:

G.H. Chapman, B. Dufort, "Laser defect correction applications to FPGA based custom computers," fccm, pp.240, 5th IEEE Symposium on FPGA-Based Custom Computing Machines (FCCM '97), 1997

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.