loading...
Advances in Quantum Computing Fault Tolerance and Testing
Dallas, Texas, USA November 14-November 16
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/HASE.2007.5310th IEEE High Assurance Systems Engi ...
 This Article 
 
PURCHASE ARTICLE: $0
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
We study recent developments in quantum computing (QC) testing and fault tolerance (FT) techniques and discuss several attempts to formalize quantum logic fault models. We illustrate the inherent need for fault tolerance in QC due to the decoherence problem. Further, we examine several ideas regarding random testing and examine the viability of built-insystem-test (BIST) in future QC circuits.
Citation:
David Y. Feinstein, V.S.S. Nair, Mitchell A. Thornton, "Advances in Quantum Computing Fault Tolerance and Testing," hase, pp.369-370, 10th IEEE High Assurance Systems Engineering Symposium (HASE'07), 2007
Usage of this product signifies your acceptance of the Terms of Use.