loading...
Architectural Considerations for Energy Efficiency
San Jose, California October 02-October 05
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ICCD.2005.262005 International Conference on Comp ...
 This Article 
 
Buy PURCHASE ARTICLE: $19
PDF
HTML
Buy IEEE Xplore Subscribers
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
ASCII Text
x 
 
Hoang Q. Dao, Bart R. Zeydel, Vojin G. Oklobdija, "Architectural Considerations for Energy Efficiency," Computer Design, International Conference on, pp. 13-16, 2005 International Conference on Computer Design, 2005.
 
 
BibTex
x
 
@article{ 10.1109/ICCD.2005.26,
author = {Hoang Q. Dao and Bart R. Zeydel and Vojin G. Oklobdija},
title = {Architectural Considerations for Energy Efficiency},
journal ={Computer Design, International Conference on},
volume = {0},
year = {2005},
isbn = {0-7695-2451-6},
pages = {13-16},
doi = {http://doi.ieeecomputersociety.org/10.1109/ICCD.2005.26},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - CONF
JO - Computer Design, International Conference on
TI - Architectural Considerations for Energy Efficiency
SN - 0-7695-2451-6
SP13
EP16
A1 - Hoang Q. Dao,
A1 - Bart R. Zeydel,
A1 - Vojin G. Oklobdija,
PY - 2005
KW - null
VL - 0
JA - Computer Design, International Conference on
ER -
 
Hoang Q. Dao, Advanced Computer Systems Engineering Laboratory Department of Electrical and Computer Engineering, University of California, Davis, CA
Bart R. Zeydel, Advanced Computer Systems Engineering Laboratory Department of Electrical and Computer Engineering, University of California, Davis, CA
Vojin G. Oklobdija, Advanced Computer Systems Engineering Laboratory Department of Electrical and Computer Engineering, University of California, Davis, CA

The formal analysis of parallelism and pipelining is performed on an 8-bit Add-Compare-Select element of a Viterbi decoder. The results are quantified through a study of the delay and energy behaviors of gates and complex circuits due to supply scaling and circuit optimization on a modified test setup accounting for routing cost. The energy-throughput relationships of both pipelining and parallelism are characterized in connection to their corresponding depth and degree, showing clear advantages of pipelining over parallelism.

Citation:
Hoang Q. Dao, Bart R. Zeydel, Vojin G. Oklobdija, "Architectural Considerations for Energy Efficiency," iccd, pp.13-16, 2005 International Conference on Computer Design, 2005
Usage of this product signifies your acceptance of the Terms of Use.