PAC DSP Core and Application Processors

Toronto, ON, Canada July 09-July 12

DOI Bookmark:

http://doi.ieeecomputersociety.org/10.1109/ICME.2006.262455

2006 IEEE International Conference on ...

	This Article
	PURCHASE ARTICLE: $19 PDF HTML IEEE Xplore Subscribers
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by David Chang Articles by I-tao Liao Articles by Jenq-kuen Lee Articles by Wen-feng Chen Articles by Shau-yin Tseng Articles by Chein-wei Jen

	ASCII Text	x
	David Chang, I-tao Liao, Jenq-kuen Lee, Wen-feng Chen, Shau-yin Tseng, Chein-wei Jen, "PAC DSP Core and Application Processors," Multimedia and Expo, IEEE International Conference on, pp. 289-292, 2006 IEEE International Conference on Multimedia and Expo, 2006.

	BibTex	x
	@article{ 10.1109/ICME.2006.262455, author = {David Chang and I-tao Liao and Jenq-kuen Lee and Wen-feng Chen and Shau-yin Tseng and Chein-wei Jen}, title = {PAC DSP Core and Application Processors}, journal ={Multimedia and Expo, IEEE International Conference on}, volume = {0}, year = {2006}, isbn = {1-4244-0366-7}, pages = {289-292}, doi = {http://doi.ieeecomputersociety.org/10.1109/ICME.2006.262455}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Multimedia and Expo, IEEE International Conference on TI - PAC DSP Core and Application Processors SN - 1-4244-0366-7 SP289 EP292 A1 - David Chang, A1 - I-tao Liao, A1 - Jenq-kuen Lee, A1 - Wen-feng Chen, A1 - Shau-yin Tseng, A1 - Chein-wei Jen, PY - 2006 KW - null VL - 0 JA - Multimedia and Expo, IEEE International Conference on ER -

David Chang, SoC Technology Center, Industrial Technology Research Institute, Hsinchu, Taiwan 310, R.O.C. cwchang@itri.org.tw

I-tao Liao, SoC Technology Center, Industrial Technology Research Institute, Hsinchu, Taiwan 310, R.O.C.

Jenq-kuen Lee, SoC Technology Center, Industrial Technology Research Institute, Hsinchu, Taiwan 310, R.O.C.

Wen-feng Chen, SoC Technology Center, Industrial Technology Research Institute, Hsinchu, Taiwan 310, R.O.C.

Shau-yin Tseng, SoC Technology Center, Industrial Technology Research Institute, Hsinchu, Taiwan 310, R.O.C.

Chein-wei Jen, SoC Technology Center, Industrial Technology Research Institute, Hsinchu, Taiwan 310, R.O.C.

This paper provides an overview of the Parallel Architecture Core (PAC) project led by SoC Technology Center of Industrial Technology Research Institute (STC/ITRI) in Taiwan. The background of PAC project, a brief introduction to PAC core technologies, PAC SoC development suite, PAC benchmarks, and applications are presented. The main objective of the PAC development plan is to enhance industrial development competitiveness in the core technology related to key components, especially for portable multimedia applications.

Citation:

David Chang, I-tao Liao, Jenq-kuen Lee, Wen-feng Chen, Shau-yin Tseng, Chein-wei Jen, "PAC DSP Core and Application Processors," icme, pp.289-292, 2006 IEEE International Conference on Multimedia and Expo, 2006

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.