loading...
Improving Area Efficiency of FIR Filters Implemented Using Distributed Arithmetic
India January 04-January 07
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646586Eleventh International Conference on ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Amit Sinha, Indian Institute of Technology
Mahesh Mehendale, Texas Instruments Ltd.
In this paper we present techniques for improving area efficiency of FIR filters implemented using the Distributed Arithmetic(DA) approach. These techniques exploit the flexibility in partitioning the filter coefficients for a two lookup-table (LUT) based DA implementation.The first technique is targeted at a ROM based implementation of LUTs and aims at minimizing number of columns/outputs of the ROMs. The second technique is targeted at a Hardwired implementation of LUTs. We have developed an estimation technique for relative area comparisons of Hardwired LUTs having the same number of inputs and outputs. We present a heuristic approach, based on this estimation technique, to optimally partition coefficients so as to achieve area-efficient Hardwired implementation of LUTs. We present results to show these techniques can result in 10\% to 15\% area reduction for ROM based implementations and 20\% to 25\% area reduction for Hardwired implementations.
Index Terms:
FIR Filters, Distributed Arithmetic, Area Estimation
Citation:
Amit Sinha, Mahesh Mehendale, "Improving Area Efficiency of FIR Filters Implemented Using Distributed Arithmetic," vlsid, pp.104, Eleventh International Conference on VLSI Design: VLSI for Signal Processing, 1998
Usage of this product signifies your acceptance of the Terms of Use.