loading...
An Embedded Processor for Integrated Navigation Receiver
India January 04-January 07
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646588Eleventh International Conference on ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Anteneh Alemu Abbo, Delft University of Technology
In this paper, we present the design considerations of an embedded signal processor for application in integrated radio navigation. The navigation receiver consists of four different subsystems: GPS, OMEGA, LORAN-C and MLS. Due to the complementary features of these subsystems, the combined receiver shows improved performance compared to the individual subsystems. We show how such a multi-function receiver can be built around a single high performance application-specific processor, which consists of both general-purpose and application-specific functional units. The processor customization into these functional units is accomplished through algorithm timing analysis using the MOVE processor development framework. A Loran-C baseband processor design is presented as a case-study. We present a new time-distributed FIR filter algorithm which reduces the computational complexity and hardware cost of the Loran-C subsystem.
Index Terms:
Integrated Navigation, Embedded Systems, FIR Filter, Application-Specific Processor
Citation:
Anteneh Alemu Abbo, "An Embedded Processor for Integrated Navigation Receiver," vlsid, pp.116, Eleventh International Conference on VLSI Design: VLSI for Signal Processing, 1998
Usage of this product signifies your acceptance of the Terms of Use.