loading...
Status Condition Analysis during Data Path Verification of Sequential Circuits
Calcutta, India January 04-January 07
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.81258713th International Conference on VLSI ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
D Sarkar, Indian Institute of Technology
A control path data path partition based sequential circuit verification scheme can avoid the state explosion problem. Of the two broad tasks involved in data path verification namely, register transfer operation analysis and status condition analysis, the second one is described. The issues addressed are (i) time expended in status detection and (ii) completeness of the analysis function. A status analyzer, based on a simplifying assumption, has been presented.
Citation:
D Sarkar, "Status Condition Analysis during Data Path Verification of Sequential Circuits," vlsid, pp.70, 13th International Conference on VLSI Design, 2000
Usage of this product signifies your acceptance of the Terms of Use.