loading...
SOI Digital Circuits: Design Issues
Calcutta, India January 04-January 07
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.81265213th International Conference on VLSI ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Ruchir Puri, IBM T. J. Watson Research Center
C.T. Chuang, IBM T. J. Watson Research Center
This paper reviews the recent advances in SOI digital CMOS circuits. Particular emphases is placed on the impact of floating-body in partially-depleted devices on the circuit operation, stability, and functionality. Unique SOI design aspects such as parasitic bipolar effect and hysteretic V_T variation are addressed. Circuit techniques to improve the noise immunity and global design issues are also addressed.
Index Terms:
SOI, Digital Circuits, Design
Citation:
Ruchir Puri, C.T. Chuang, "SOI Digital Circuits: Design Issues," vlsid, pp.474, 13th International Conference on VLSI Design, 2000
Usage of this product signifies your acceptance of the Terms of Use.