loading...
Optimized Design of Interconnected Bus on Chip for Low Power
Hangzhou, Zhejiang, China June 20-June 24
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/IMSCCS.2006.2472006 First International Multi-Sympos ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Donghai Li, Harbin Engineering University, China
Guangsheng Ma, Harbin Engineering University, China
Gang Feng, Harbin Engineering University, China
In this paper, we firstly propose an on-chip bus power consumption model, which includes the self transition power dissipated on the signal lines and the coupled transition power dissipated between every two signal lines. And then a new heuristic algorithm is proposed to determine a physical order of signal lines in bus. Experimental results show that average power saving 26.85%.
Index Terms:
power optimization, self transition, coupled transition, interconnected bus
Citation:
Donghai Li, Guangsheng Ma, Gang Feng, "Optimized Design of Interconnected Bus on Chip for Low Power," imsccs, vol. 2, pp.298-302, 2006 First International Multi-Symposiums on Computer and Computational Sciences, 2006
Usage of this product signifies your acceptance of the Terms of Use.