loading...
Practical Evaluation of Fault Countermeasures on an Asynchronous DES Crypto Processor
Lake of Como, Italy July 10-July 12
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/IOLTS.2006.5012th IEEE International On-Line Testi ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Y. Monnet, TIMA Laboratory, France
M. Renaudin, TIMA Laboratory, France
R. Leveugle, TIMA Laboratory, France
N. Feyt, Gemplus Card International, France
P. Moitrel, Gemplus Card International, France
F. M'Buwa Nzenguet, Gemplus Card International, France
This paper presents practical results on the evaluation of fault countermeasures implemented in an asynchronous DES coprocessor. The theory underlying the countermeasures was previously published in IOLTS 2005. For the first time this work reports a practical evaluation of fault countermeasures applied on asynchronous DES ASICs. Two DES crypto processors were fabricated using the 130 nm STmicroelectronics CMOS process; one as a reference and one hardened using a specific technique. This work enables us to compare the resistance of both circuits against fault injection and to validate the proposed countermeasures. The practical set-up of the fault injection, using a laser, is presented and the test campaign described. The practical results prove the efficiency of the method. The techniques can be applied to protect logic blocks in any applications.
Citation:
Y. Monnet, M. Renaudin, R. Leveugle, N. Feyt, P. Moitrel, F. M'Buwa Nzenguet, "Practical Evaluation of Fault Countermeasures on an Asynchronous DES Crypto Processor," iolts, pp.125-130, 12th IEEE International On-Line Testing Symposium (IOLTS'06), 2006
Usage of this product signifies your acceptance of the Terms of Use.