loading...
An Automated Methodology for Cogeneration of Test Blocks for Peripheral Cores
Heraklion, Crete, Greece July 08-July 11
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/IOLTS.2007.1413th IEEE International On-Line Testi ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
L. Bolzani, Politecnico di Torino, Italy
E. Sanchez, Politecnico di Torino, Italy
M. Schillaci, Politecnico di Torino, Italy
M. Sonza Reorda, Politecnico di Torino, Italy
G. Squillero, Politecnico di Torino, Italy
Test of peripheral modules has not yet been deeply investigated by the research community. When embedded in a system on a chip, peripheral cores introduce new issues for post-production testing. A peripheral core embedded in a SoC requires a test set able to properly perform two different tasks: configure the device in different operation modes and properly exercise it. In this paper an automatic approach able to generate test sets for peripheral cores embedded in a SoC is described. The presented approach is based on an evolutionary algorithm that exploits high-level simulation and gathers coverage metrics information to produce the test sets. The method compares favorably with results obtained by hand.
Citation:
L. Bolzani, E. Sanchez, M. Schillaci, M. Sonza Reorda, G. Squillero, "An Automated Methodology for Cogeneration of Test Blocks for Peripheral Cores," iolts, pp.265-270, 13th IEEE International On-Line Testing Symposium (IOLTS 2007), 2007
Usage of this product signifies your acceptance of the Terms of Use.