The continuous shrinkage of CMOS technologies and higher current densities make devices degrade much faster. The great challenge for future technologies is building reliable systems on top of unreliable components, which will degrade and even fail during the normal lifetime of the processor. Devising new approaches so that processors are resilient to lifetime degradation in a transparent manner for the users is crucial to reduce guardbands, and thus, achieve higher performance at lower power cost.