This paper presents the design of a low input (0.75 to 1.75V) and low power dissipation pipelined CMOS ADC. The 8 bits ADC consumes 78.3mW power at 2.5V supply voltage. The DNL and INL are 0.6LSB and 0.7LSB respectively, and SFDR is 51.259dB at 195kHz input frequency. The chip area is 1.023 mm ? 0.795 mm with TSMC025..m CMOS technology.
Citation:
Biye Wang, Lili He, Morris Jones, "A low input, low-power dissipation CMOS ADC," isqed, pp.383-386, 7th International Symposium on Quality Electronic Design (ISQED'06), 2006