loading...
Tutorial 1: Emerging Technologies for VLSI Design
San Jose, California March 27-March 29
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ISQED.2006.1407th International Symposium on Qualit ...
 This Article 
 
PURCHASE ARTICLE: $0
HTML
Buy IEEE Xplore Subscribers
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
ASCII Text
x 
 
Rajiv Joshi, Kaustav Banerjee, Andre DeHon, "Tutorial 1: Emerging Technologies for VLSI Design," Quality Electronic Design, International Symposium on, pp. 4, 7th International Symposium on Quality Electronic Design (ISQED'06), 2006.
 
 
BibTex
x
 
@article{ 10.1109/ISQED.2006.140,
author = {Rajiv Joshi and Kaustav Banerjee and Andre DeHon},
title = {Tutorial 1: Emerging Technologies for VLSI Design},
journal ={Quality Electronic Design, International Symposium on},
volume = {0},
year = {2006},
isbn = {0-7695-2523-7},
pages = {4},
doi = {http://doi.ieeecomputersociety.org/10.1109/ISQED.2006.140},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - CONF
JO - Quality Electronic Design, International Symposium on
TI - Tutorial 1: Emerging Technologies for VLSI Design
SN - 0-7695-2523-7
SP
EP
A1 - Rajiv Joshi,
A1 - Kaustav Banerjee,
A1 - Andre DeHon,
PY - 2006
KW - null
VL - 0
JA - Quality Electronic Design, International Symposium on
ER -
 
Rajiv Joshi, IBM T J Watson Research Center, NY
Kaustav Banerjee, University of California, Santa Barbara, CA
Andre DeHon, California Institute of Technology, Pasadena, CA
This tutorial discusses emerging technologie. We will focus on three major components.
Citation:
Rajiv Joshi, Kaustav Banerjee, Andre DeHon, "Tutorial 1: Emerging Technologies for VLSI Design," isqed, pp.4, 7th International Symposium on Quality Electronic Design (ISQED'06), 2006
Usage of this product signifies your acceptance of the Terms of Use.