loading...
Deep sub-100 nm Design Challenges
San Jose, California March 27-March 29
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ISQED.2006.447th International Symposium on Qualit ...
 This Article 
 
PURCHASE ARTICLE: $0
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
T. Furuyama, Toshiba
Moore's law and the scaling theory have been the guiding principle for the semiconductor industry to accomplish its rapid progress and persistent growth. Semiconductor chips had been continuously benefited from the device scaling by simultaneously achieving higher density, higher performance and lower power consumption until they reached the 100 nm technology node. However, once the silicon technology exceeded this point, i.e. in sub-100 nm nodes, some important device parameters have started to diverge from the scaling theory, such as threshold voltages and leakage currents.
Citation:
T. Furuyama, "Deep sub-100 nm Design Challenges," isqed, pp.13-14, 7th International Symposium on Quality Electronic Design (ISQED'06), 2006
Usage of this product signifies your acceptance of the Terms of Use.