loading...
A 8b 10Ms/s Low Power Pipelined A/D Converter
San Jose, California March 26-March 28
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ISQED.2007.78th International Symposium on Qualit ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Bi Yuan, San Jose State University, USA
Yi Zhang, San Jose State University, USA
Lili He, San Jose State University, USA
This paper describes an 8-bit, 10 MSamples/second analog to digital converter, with 2V fully differential input range, which is implemented in TSMC 0.25?m CMOS technology. It achieves low power dissipation of 25mW, and the chip area is 0.56mm2. Measured performance yields a very good VTC curve and a sine wave fitting curve for 200KHz input at 10Msample/s, DNL testing of -0.2LSB~0.75LSB; INL testing of -0.2LSB~0.65LSB, 44.62dB of SNDR (signal to noise plus distortion ratio) and ENOB of 7.12 bits.
Citation:
Bi Yuan, Yi Zhang, Lili He, "A 8b 10Ms/s Low Power Pipelined A/D Converter," isqed, pp.225-228, 8th International Symposium on Quality Electronic Design (ISQED'07), 2007
Usage of this product signifies your acceptance of the Terms of Use.