loading...
First-Order Continuous-Time Sigma-Delta Modulator
San Jose, California March 26-March 28
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ISQED.2007.778th International Symposium on Qualit ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Yamei Li, San Jose State University, USA
Lili He, San Jose State University, USA
This paper presents the design of a first-order continuous-time sigma-delta modulator. It can accept input signal bandwidth of 10 kHz with oversampling ratio of 250. The modulator operates at 1.8 V supply voltage and uses 0.18 um CMOS technology. It achieves a level of 60 dB SNR..
Citation:
Yamei Li, Lili He, "First-Order Continuous-Time Sigma-Delta Modulator," isqed, pp.229-232, 8th International Symposium on Quality Electronic Design (ISQED'07), 2007
Usage of this product signifies your acceptance of the Terms of Use.