loading...
2D Decomposition Sequential Equivalence Checking of System Level and RTL Descriptions
March 17-March 19
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ISQED.2008.589th International Symposium on Qualit ...
 This Article 
 
PDF
HTML
IEEE Xplore Subscribers
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Symbolic simulation-based approach is viable for the sequential equivalence checking (SEC) of SLM-vs.-RTL. However, it can’t avoid the storage explosion introduced by the explosion of the BDD sizes for large designs. For scalability, we introduce two kinds of decomposition techniques: One is the equivalence checking oriented program slicing; the other is the hierarchical insertion of logic cutpoints. And a 2D decomposition SEC method of SLM-vs.-RTL is presented. ”2D decomposition” means decomposition in the space dimension and the time dimension. The verification model is only built for the program slices of a single output variable for each time, which limits the usage of memory. During checking the equivalence of the program slices, the logic cutpoints are inserted to split the verification model of the program slices in the time dimension, which controls the storage explosion further. The promising experimental results demonstrate the benefits brought by our 2D decomposition method.
Index Terms:
Sequential equivalence checking, Program slicing, cutpoints
Citation:
Dan Zhu, Tun Li, Yang Guo, Si-kun Li, "2D Decomposition Sequential Equivalence Checking of System Level and RTL Descriptions," isqed, pp.637-642, 9th International Symposium on Quality Electronic Design (isqed 2008), 2008
Usage of this product signifies your acceptance of the Terms of Use.