loading...
A Radiation Hardened Nano-Power 8Mb SRAM in 130nm CMOS
March 17-March 19
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ISQED.2008.819th International Symposium on Qualit ...
 This Article 
 
PDF
HTML
IEEE Xplore Subscribers
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
An eight megabit Rad Hard SRAM, implemented in 130nm CMOS technology, uses stacked capacitors within the memory cell for robustness, supply power gating and internally developed array power supplies to achieve very low soft error rates and standby current consumption under 600nA.
Index Terms:
Rad Hard
Citation:
Mark Lysinger, Francois Jacquet, Mehdi Zamanian, David McClure, Philippe Roche, Naren Sahoo, John Russell, "A Radiation Hardened Nano-Power 8Mb SRAM in 130nm CMOS," isqed, pp.23-29, 9th International Symposium on Quality Electronic Design (isqed 2008), 2008
Usage of this product signifies your acceptance of the Terms of Use.