loading...
Output Remapping Technique for Soft-Error Rate Reduction in Critical Paths
March 17-March 19
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ISQED.2008.869th International Symposium on Qualit ...
 This Article 
 
Buy PURCHASE ARTICLE: $19
PDF
HTML
IEEE Xplore Subscribers
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
ASCII Text
x 
 
Qian Ding, Yu Wang, Hui Wang, Rong Luo, Huazhong Yang, "Output Remapping Technique for Soft-Error Rate Reduction in Critical Paths," Quality Electronic Design, International Symposium on, pp. 74-77, 9th International Symposium on Quality Electronic Design (isqed 2008), 2008.
 
 
BibTex
x
 
@article{ 10.1109/ISQED.2008.86,
author = {Qian Ding and Yu Wang and Hui Wang and Rong Luo and Huazhong Yang},
title = {Output Remapping Technique for Soft-Error Rate Reduction in Critical Paths},
journal ={Quality Electronic Design, International Symposium on},
volume = {0},
year = {2008},
isbn = {978-0-7695-3117-5},
pages = {74-77},
doi = {http://doi.ieeecomputersociety.org/10.1109/ISQED.2008.86},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - CONF
JO - Quality Electronic Design, International Symposium on
TI - Output Remapping Technique for Soft-Error Rate Reduction in Critical Paths
SN - 978-0-7695-3117-5
SP74
EP77
A1 - Qian Ding,
A1 - Yu Wang,
A1 - Hui Wang,
A1 - Rong Luo,
A1 - Huazhong Yang,
PY - 2008
KW - null
VL - 0
JA - Quality Electronic Design, International Symposium on
ER -
 
It is expected that the soft error rate (SER) of combinational logic will increase significantly. Previous solutions to mitigate soft errors in combinational logic suffer from delay penalty or area/power overhead. In this paper, we proposed an output remapping technique to reduce SER of critical paths. Experimental results show up to about 20X increase in Qcritical. So the SER is reduced significantly. This method does not introduce any delay penalty. The area/power overhead is limited as well. The output remapping method is based on our novel glitch width model. The analysis shows that output remapping technique works well along with technology scaling.
Citation:
Qian Ding, Yu Wang, Hui Wang, Rong Luo, Huazhong Yang, "Output Remapping Technique for Soft-Error Rate Reduction in Critical Paths," isqed, pp.74-77, 9th International Symposium on Quality Electronic Design (isqed 2008), 2008
Usage of this product signifies your acceptance of the Terms of Use.