loading...
Balancing System Level Pipelines with Stage Voltage Scaling
Tampa, Florida May 11-May 12
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.20IEEE Computer Society Annual Symposiu ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Hui Guo, University of New South Wales
Sri Parameswaran, University of New South Wales
This paper presents an approach to dynamically balance the pipeline by scaling the stage supply voltages. Simulation results show that by such an approach about 50% improvement in throughput and response time, and 11% improvement in power consumption can be achieved with limited memory overhead.
Citation:
Hui Guo, Sri Parameswaran, "Balancing System Level Pipelines with Stage Voltage Scaling," isvlsi, pp.287-289, IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05), 2005
Usage of this product signifies your acceptance of the Terms of Use.