This paper presents an approach to dynamically balance the pipeline by scaling the stage supply voltages. Simulation results show that by such an approach about 50% improvement in throughput and response time, and 11% improvement in power consumption can be achieved with limited memory overhead.
Citation:
Hui Guo, Sri Parameswaran, "Balancing System Level Pipelines with Stage Voltage Scaling," isvlsi, pp.287-289, IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05), 2005