loading...
Low Cost Concurrent Error Detection for the Advanced Encryption Standard
Charlotte, NC, USA October 26-October 28
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ITC.2004.117International Test Conference 2004 (I ...
 This Article 
 
PDF
HTML
IEEE Xplore Subscribers
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Kaijie Wu, Polytechnic University, Brooklyn, NY
Ramesh Karri, Polytechnic University, Brooklyn, NY
Grigori Kuznetsov, University of Potsdam, Germany
Michael Goessel, University of Potsdam, Germany
We present a new low-cost concurrent checking method for the Advanced Encryption Standard (AES) encryption algorithm. In this method, the parity of the 128-bit input is determined and modified step-by-step into the parity of the 128-bit output according to the processing steps of the AES encryption. For the parity-preserving AES steps Shift-Rows and Mix-Column no parity modifications are necessary. The modified parity is compared in any round with the actual parity of the outputs of the round. To obtain the hardware costs we implemented this method on a Xilinx Virtex 1000 FPGA. For this implementation, the hardware overhead is about 8% and the additional time delay is about 5%. The method detects technical faults and deliberately injected faults during normal operation.
Citation:
Kaijie Wu, Ramesh Karri, Grigori Kuznetsov, Michael Goessel, "Low Cost Concurrent Error Detection for the Advanced Encryption Standard," itc, pp.1242-1248, International Test Conference 2004 (ITC'04), 2004
Usage of this product signifies your acceptance of the Terms of Use.