loading...
On-line Testing Field Programmable Analog Array Circuits
Charlotte, NC, USA October 26-October 28
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ITC.2004.132International Test Conference 2004 (I ...
 This Article 
 
PDF
HTML
IEEE Xplore Subscribers
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Haibo Wang, Southern Illinois University Carbondale
Suchitra Kulkarni, Southern Illinois University Carbondale
Spyros Tragoudas, Southern Illinois University Carbondale
This paper presents an efficient methodology to on-line test field programmable analog array (FPAA) circuits. It proposes to partition the FPAA circuit under test into sub circuits. Each sub circuit is tested by replicating the sub circuit with programmable resources on FPAAs, and comparing the outputs of the the original partitioned sub circuit and its replicaton. The advantages of this approach includes: low implementation cost, enhanced testability, and flexible testing schedules. This paper also presents circuit techniques to address stability problems which are often encountered in the proposed on-line testing approach. In addition, the impact of performing circuit partition on testability is investigated in this work. It shows that testability is generally improved in partitioned circuits. Finally, experimental results are presented to demonstrate the feasibility and effectiveness of the proposed techniques.
Citation:
Haibo Wang, Suchitra Kulkarni, Spyros Tragoudas, "On-line Testing Field Programmable Analog Array Circuits," itc, pp.1340-1348, International Test Conference 2004 (ITC'04), 2004
Usage of this product signifies your acceptance of the Terms of Use.