loading...
Test Cost Reduction Through A Reconfigurable Scan Architecture
Charlotte, NC, USA October 26-October 28
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ITC.2004.173International Test Conference 2004 (I ...
 This Article 
 
PDF
HTML
IEEE Xplore Subscribers
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Baris Arslan, University of California, San Diego
Alex Orailoglu, University of California, San Diego
Scan-based designs are widely used to keep test generation complexity within practical limits; nevertheless, scanbased design substantially increases test application time and test data volume. A novel scan-based design is proposed to reduce the test cost. The new scan-design exploits the low specified bit density of the test sets. The circular structure of the proposed architecture enables the use of the captured response of the previously applied pattern as a template for the subsequent pattern while allowing the full observation of the captured response. The functionality provided by the new architecture is utilized to update the template quickly to obtain the next pattern. The experimental results show a substantial reduction in test cost, reaching 90% levels.
Citation:
Baris Arslan, Alex Orailoglu, "Test Cost Reduction Through A Reconfigurable Scan Architecture," itc, pp.945-952, International Test Conference 2004 (ITC'04), 2004
Usage of this product signifies your acceptance of the Terms of Use.