loading...
Side-Channel Leakage Tolerant Architectures
Las Vegas, Nevada April 10-April 12
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ITNG.2006.121Third International Conference on Inf ...
 This Article 
 
PURCHASE ARTICLE: $0
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Kris Tiri, UC Los Angeles
Patrick Schaumont, Virginia Tech
Ingrid Verbauwhede, K.U.Leuven, Belgium
Side-channel attacks compare side-channel leakage predictions or estimations with side-channel leakage measurements. The estimations are based on the exact value of a few select state bits. If it is impossible to calculate the value of the state bits, it is also impossible to estimate the sidechannel leakage and a side-channel attack cannot be mounted. The leakage can be measured, but cannot be estimated. In this paper, we first give an analysis of the size of the search space related to the smallest subset of state bits. Then we propose some techniques to make sidechannel leakage tolerant architectures. These are architectures of which it is more difficult to calculate the value of the state bits. The architectures still leak side-channel data. Yet, the information content is less easy to exploit.
Citation:
Kris Tiri, Patrick Schaumont, Ingrid Verbauwhede, "Side-Channel Leakage Tolerant Architectures," itng, pp.204-209, Third International Conference on Information Technology: New Generations (ITNG'06), 2006
Usage of this product signifies your acceptance of the Terms of Use.