loading...
A Loop Optimization Technique for Speculative Chip Multiprocessors
Shenyang, China August 01-August 03
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/IWNAS.2006.92006 International Workshop on Networ ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Chao-Chin Wu, National Changhua University of Education, Taiwan
Kuan-Chou Lai, National Taichung University, Taichung, Taiwan
According to the characteristics of chip multiprocessors, we propose a loop optimization technique to improve the system performance by reducing the occurrences of dependence violations.
Citation:
Chao-Chin Wu, Kuan-Chou Lai, "A Loop Optimization Technique for Speculative Chip Multiprocessors," iwnas, pp.55-56, 2006 International Workshop on Networking, Architecture, and Storages (IWNAS'06), 2006
Usage of this product signifies your acceptance of the Terms of Use.