loading...
Optimized Datapath Design by Evolutionary Computation
Calgary, Alberta, Canada June 30-July 02
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/IWSOC.2003.1212996The 3rd IEEE International Workshop o ...
 This Article 
 
Buy PURCHASE ARTICLE: $19
PDF
HTML
Buy IEEE Xplore Subscribers
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
ASCII Text
x 
 
S. G. Ara?, A. C. Mesquita, A. C. P. Pedroza, "Optimized Datapath Design by Evolutionary Computation," System-on-Chip for Real-Time Applications, International Workshop on, pp. 6, The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications (IWSOC'03), 2003.
 
 
BibTex
x
 
@article{ 10.1109/IWSOC.2003.1212996,
author = {S. G. Ara? and A. C. Mesquita and A. C. P. Pedroza},
title = {Optimized Datapath Design by Evolutionary Computation},
journal ={System-on-Chip for Real-Time Applications, International Workshop on},
volume = {0},
year = {2003},
isbn = {0-7695-1944-X},
pages = {6},
doi = {http://doi.ieeecomputersociety.org/10.1109/IWSOC.2003.1212996},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - CONF
JO - System-on-Chip for Real-Time Applications, International Workshop on
TI - Optimized Datapath Design by Evolutionary Computation
SN - 0-7695-1944-X
SP
EP
A1 - S. G. Ara?,
A1 - A. C. Mesquita,
A1 - A. C. P. Pedroza,
PY - 2003
KW - null
VL - 0
JA - System-on-Chip for Real-Time Applications, International Workshop on
ER -
 
S. G. Ara?, Electrical Engineering Dept. - UFRJ
A. C. Mesquita, Electrical Engineering Dept. - UFRJ
A. C. P. Pedroza, Electrical Engineering Dept. - UFRJ
High-level design entry tools offer a nice framework to deal with today?s complex systems while shortening the design cycle. Nevertheless, such tools provide poor quality results both in area usage and timing performance issues. This paper presents a methodology to design optimized datapaths based on evolutionary techniques and HLS tools. VHDL descriptions of the system are automatically generated by Genetic Programming. To improve the design structural quality of such descriptions a two-stage, multiobjective optimization algorithm is used to insure both desired functionality and area constraints.
Citation:
S. G. Ara?, A. C. Mesquita, A. C. P. Pedroza, "Optimized Datapath Design by Evolutionary Computation," iwsoc, pp.6, The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications (IWSOC'03), 2003
Usage of this product signifies your acceptance of the Terms of Use.