A 0.65V, 1.9mW CMOS Low-Noise Amplifier at 5GHz

Banff, Alberta, Canada July 20-July 24

DOI Bookmark:

http://doi.ieeecomputersociety.org/10.1109/IWSOC.2005.2

Fifth International Workshop on Syste ...

	This Article
	PURCHASE ARTICLE: $19 PDF HTML IEEE Xplore Subscribers
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Yanjie Wang Articles by M. Zamin Khan Articles by Kris Iniewski

	ASCII Text	x
	Yanjie Wang, M. Zamin Khan, Kris Iniewski, "A 0.65V, 1.9mW CMOS Low-Noise Amplifier at 5GHz," System-on-Chip for Real-Time Applications, International Workshop on, pp. 247-251, Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05), 2005.

	BibTex	x
	@article{ 10.1109/IWSOC.2005.2, author = {Yanjie Wang and M. Zamin Khan and Kris Iniewski}, title = {A 0.65V, 1.9mW CMOS Low-Noise Amplifier at 5GHz}, journal ={System-on-Chip for Real-Time Applications, International Workshop on}, volume = {0}, year = {2005}, isbn = {0-7695-2403-6}, pages = {247-251}, doi = {http://doi.ieeecomputersociety.org/10.1109/IWSOC.2005.2}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - System-on-Chip for Real-Time Applications, International Workshop on TI - A 0.65V, 1.9mW CMOS Low-Noise Amplifier at 5GHz SN - 0-7695-2403-6 SP247 EP251 A1 - Yanjie Wang, A1 - M. Zamin Khan, A1 - Kris Iniewski, PY - 2005 KW - null VL - 0 JA - System-on-Chip for Real-Time Applications, International Workshop on ER -

Yanjie Wang, University of Alberta

M. Zamin Khan, Concordia University

Kris Iniewski, University of Alberta

An ultra low-voltage (0.65 V), 5 GHz low noise amplifier (LNA) has been designed, laid out and simulated using Spectre simulator in a standard TSMC 0.18um CMOS technology. The proposed LNA achieves better performance than conventional cascode topology and are confirmed by simulation results. The LNA provides a high gain of 20 dB, a noise figure of 1.4 dB, power dissipation of 1.9 mW from a 0.65 V power supply. To the best of author?s knowledge this is the lowest voltage supply CMOS LNA design reported to date.

Citation:

Yanjie Wang, M. Zamin Khan, Kris Iniewski, "A 0.65V, 1.9mW CMOS Low-Noise Amplifier at 5GHz," iwsoc, pp.247-251, Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05), 2005

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.