This paper reports the evolution of the bootstrap techniques in low-voltage CMOS digital VLSI circuits in the past. Combining bootstrap and DTMOS Techniques, low-voltage CMOS digital VLSI circuits using a very low power supply voltage such as 0.5V have been developed for low-power SOC applications.
Citation:
James B. Kuo, "Evolution of Bootstrap Techniques in Low-Voltage CMOS Digital VLSI Circuits for SoC Applications, invited," iwsoc, pp.143-148, Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05), 2005