loading...
PLL-Based Fractional-N Frequency Synthesizers
Banff, Alberta, Canada July 20-July 24
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/IWSOC.2005.91Fifth International Workshop on Syste ...
 This Article 
 
Buy PURCHASE ARTICLE: $19
PDF
HTML
Buy IEEE Xplore Subscribers
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
ASCII Text
x 
 
Farhad Zarkeshvari, Peter Noel, Tad Kwasniewski, "PLL-Based Fractional-N Frequency Synthesizers," System-on-Chip for Real-Time Applications, International Workshop on, pp. 85-91, Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05), 2005.
 
 
BibTex
x
 
@article{ 10.1109/IWSOC.2005.91,
author = {Farhad Zarkeshvari and Peter Noel and Tad Kwasniewski},
title = {PLL-Based Fractional-N Frequency Synthesizers},
journal ={System-on-Chip for Real-Time Applications, International Workshop on},
volume = {0},
year = {2005},
isbn = {0-7695-2403-6},
pages = {85-91},
doi = {http://doi.ieeecomputersociety.org/10.1109/IWSOC.2005.91},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - CONF
JO - System-on-Chip for Real-Time Applications, International Workshop on
TI - PLL-Based Fractional-N Frequency Synthesizers
SN - 0-7695-2403-6
SP85
EP91
A1 - Farhad Zarkeshvari,
A1 - Peter Noel,
A1 - Tad Kwasniewski,
PY - 2005
KW - null
VL - 0
JA - System-on-Chip for Real-Time Applications, International Workshop on
ER -
 
Farhad Zarkeshvari, Carleton University
Peter Noel, Carleton University
Tad Kwasniewski, Carleton University
Recent trends in the commercial use of fractional-N frequency synthesis can be attributed to the characteristic of independent loop bandwidth-channel spacing that results in low phase noise and relaxes the Phase-Locked Loop (PLL) design constraints. This paper reviews several techniques used to implement fractional-N frequency synthesizers and discusses the advantages and disadvantages. It also addresses design options and associated trade-offs.
Citation:
Farhad Zarkeshvari, Peter Noel, Tad Kwasniewski, "PLL-Based Fractional-N Frequency Synthesizers," iwsoc, pp.85-91, Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05), 2005
Usage of this product signifies your acceptance of the Terms of Use.