Performance, Power Efficiency and Scalability of Asymmetric Cluster Chip Multiprocessors

DOI Bookmark:

http://doi.ieeecomputersociety.org/10.1109/L-CA.2006.6

January-June 2006 (vol. 5 no. 1) pp.

	This Article
	PURCHASE ARTICLE: $19 PDF HTML IEEE Xplore Subscribers
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Tomer Y. Morad Articles by Uri C. Weiser Articles by Avinoam Kolodny Articles by Mateo Valero Articles by Eduard Ayguad?

	ASCII Text	x
	Tomer Y. Morad, Uri C. Weiser, Avinoam Kolodny, Mateo Valero, Eduard Ayguad?, "Performance, Power Efficiency and Scalability of Asymmetric Cluster Chip Multiprocessors," IEEE Computer Architecture Letters, vol. 5, no. 1, pp. , January-June, 2006.

	BibTex	x
	@article{ 10.1109/L-CA.2006.6, author = {Tomer Y. Morad and Uri C. Weiser and Avinoam Kolodny and Mateo Valero and Eduard Ayguad?}, title = {Performance, Power Efficiency and Scalability of Asymmetric Cluster Chip Multiprocessors}, journal ={IEEE Computer Architecture Letters}, volume = {5}, number = {1}, issn = {1556-6056}, year = {2006}, doi = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2006.6}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - IEEE Computer Architecture Letters TI - Performance, Power Efficiency and Scalability of Asymmetric Cluster Chip Multiprocessors IS - 1 SN - 1556-6056 SP EP EPD - A1 - Tomer Y. Morad, A1 - Uri C. Weiser, A1 - Avinoam Kolodny, A1 - Mateo Valero, A1 - Eduard Ayguad?, PY - 2006 KW - ACCMP KW - Chip Multiprocessors KW - Power Efficiency VL - 5 JA - IEEE Computer Architecture Letters ER -

This paper evaluates asymmetric cluster chip multiprocessor (ACCMP) architectures as a mechanism to achieve the highest performance for a given power budget. ACCMPs execute serial phases of multithreaded programs on large high-performance cores whereas parallel phases are executed on a mix of large and many small simple cores. Theoretical analysis reveals a performance upper bound for symmetric multiprocessors, which is surpassed by asymmetric configurations at certain power ranges. Our emulations show that asymmetric multiprocessors can reduce power consumption by more than two thirds with similar performance compared to symmetric multiprocessors.

Index Terms:

ACCMP, Chip Multiprocessors, Power Efficiency

Citation:

Tomer Y. Morad, Uri C. Weiser, Avinoam Kolodny, Mateo Valero, Eduard Ayguad?, "Performance, Power Efficiency and Scalability of Asymmetric Cluster Chip Multiprocessors," IEEE Computer Architecture Letters, vol. 5, no. 1, Jan.-June 2006, doi:10.1109/L-CA.2006.6

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.