Hybrid-SBST Methodology for Efficient Testing of Processor Cores
|
Software-based self-test (SBST) has recently emerged as an effective methodology for the manufacturing test of embedded processors in SoCs. SBST is a nonintrusive approach that has the potential to provide high-quality at-speed testing at virtually zero performance, power, and circuit area overhead, using low-speed, low-cost external ATE. However, modern commercial processor cores are characterized by a high level of complexity, and their architectural features introduce test challenges that no single test methodology can effectively address. In this article, the authors combine self-test programs based on deterministic SBST methodologies (using high-level test development and gate-level-constrained ATPG test development) with verification-based self-test programs and directed random test program generation (RTPG), to develop a very effective hybrid-SBST test strategy. The authors applied this H-SBST strategy to the OpenRISC 1200 embedded processor. Experimental results show test coverage of more than 92%, demonstrating the effectiveness of the proposed methodology.
[1] 64 N. Kranitis et al., "Software-Based Self-Testing of Embedded Processors," IEEE Trans. Computers, vol. 54, no. 4, Apr. 2005, pp. 461—475.
[2] A. Paschalis and D. Gizopoulos, "Effective Software-Based Self-Test Strategies for On-Line Periodic Testing of Embedded Processors," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 24, no. 1, Jan. 2005, pp. 88—99.
[3] N. Kranitis et al., "Instruction-Based Self-Testing of Processor Cores," Proc. 20th IEEE VLSI Test Symp. (VTS 02), IEEE CS Press, 2002, pp. 223—228.
[4] L. Chen et al., "A Scalable Software-Based Self-Test Methodology for Programmable Processors," Proc. 40th Design Automation Conf. (DAC 03), ACM Press, 2003, pp. 548—553.
[5] C.H.P. Wen et al., "Simulation-Based Target Test Generation Techniques for Improving the Robustness of a Software-Based-Self-Test Methodology," Proc. IEEE Int'l Test Conf. (ITC 05), IEEE CS Press, 2005, pp. 936—945.
[1] D. Gizopoulos, A. Paschalis, and Y. Zorian, Embedded Processor-Based Self-Test, Frontiers in Electronic Testing, vol. 28, Kluwer Academic, 2004.
[2] J. Shen and J. Abraham, "Native Mode Functional Test Generation for Processors with Applications to Self-Test and Design Validation," Proc. Int'l Test Conf. (ITC 98), IEEE CS Press, 1989, pp. 990—999.
[3] K. Batcher and C. Papachristou, "Instruction Randomization Self Test for Processor Cores," Proc. 17th IEEE VLSI Test Symp. (VTS 99), IEEE Press, 1999, pp. 34—40.
[4] P. Parvathala, K. Maneparambil, and W. Lindsay, "FRITS-A Microprocessor Functional BIST Method," Proc. Int'l Test Conf. (ITC 02), IEEE CS Press, 2002, pp. 590—598.
[5] F. Corno et al., "Fully Automatic Test Program Generation for Microprocessor Cores," Proc. Design Automation and Test in Europe (DATE 03), IEEE CS Press, 2003, pp. 1006—1011.
[6] L. Chen et al., "A Scalable Software-Based Self-Test Methodology for Programmable Processors," Proc. 40th Design Automation Conf. (DAC 03), ACM Press, 2003, pp. 548—553.
[7] N. Kranitis et al., "Instruction-Based Self-Testing of Processor Cores," Proc. 20th IEEE VLSI Test Symp. (VTS 02), IEEE CS Press, 2002, pp. 223—228.
[8] N. Kranitis et al., "Software-Based Self-Testing of Embedded Processors," IEEE Trans. Computers, vol. 54, no. 4, Apr. 2005, pp. 461—475.
[9] A. Paschalis and D. Gizopoulos, "Effective Software-Based Self-Test Strategies for On-Line Periodic Testing of Embedded Processors," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 24, no. 1, Jan. 2005, pp. 88—99.
[10] M. Psarakis et al., "Systematic Software-Based Self-Test for Pipelined Processors," Proc. 43rd Design Automation Conf. (DAC 06), ACM Press, 2006, pp. 393—398.
[11] S. Gurumurthy, S. Vasudevan, and J.A. Abraham, "Automatic Generation of Instruction Sequences Targeting Hard-to-Detect Structural Faults in a Processor," Proc. IEEE Int'l Test Conf. (ITC 06), IEEE CS Press, 2006, pp. 1—9.
[12] C.H.P. Wen et al., "Simulation-Based Target Test Generation Techniques for Improving the Robustness of a Software-Based-Self-Test Methodology," Proc. IEEE Int'l Test Conf. (ITC 05), IEEE CS Press, 2005, pp. 936—945.
Index Terms:
microprocessor testing, functional testing, software-based self-test, H-SBST, computer architecture, ATPG, RTPG
Citation:
Nektarios Kranitis, Andreas Merentitis, George Theodorou, Antonis Paschalis, Dimitris Gizopoulos, "Hybrid-SBST Methodology for Efficient Testing of Processor Cores," IEEE Design and Test of Computers, vol. 25, no. 1, pp. 64-75, Jan. 2008, doi:10.1109/MDT.2008.15
PURCHASE ARTICLE: $19
IEEE Xplore Subscribers
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb