loading...
Horus: Large-Scale Symmetric Multiprocessing for Opteron Systems
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MM.2005.28March/April 2005 (vol. 25 no. 2) pp. 30-40
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Rajesh Kota, Newisys Inc.
Rich Oehler, Newisys Inc.
Horus lets server vendors design up to 32-way Opteron systems. By implementing a local directory structure to filter unnecessary probes and by offering 64 Mbytes of remote data cache, the chip significantly reduces overall system traffic as well as the latency for a coherent HyperTransport transaction.
Index Terms:
Computer System Implementation Multiprocessor Systems
Citation:
Rajesh Kota, Rich Oehler, "Horus: Large-Scale Symmetric Multiprocessing for Opteron Systems," IEEE Micro, vol. 25, no. 2, pp. 30-40, Mar./Apr. 2005, doi:10.1109/MM.2005.28
Usage of this product signifies your acceptance of the Terms of Use.