loading...
Hot Chips 16: Power, Parallelism, and Memory Performance
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MM.2005.29March/April 2005 (vol. 25 no. 2) pp. 8-9
 This Article 
 
PURCHASE ARTICLE: $0
Buy HTML
Buy IEEE Xplore Subscribers
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
ASCII Text
x 
 
Bill Dally, Keith Diefendorff, "Hot Chips 16: Power, Parallelism, and Memory Performance," IEEE Micro, vol. 25, no. 2, pp. 8-9, March/April, 2005.
 
 
BibTex
x
 
@article{ 10.1109/MM.2005.29,
author = {Bill Dally and Keith Diefendorff},
title = {Hot Chips 16: Power, Parallelism, and Memory Performance},
journal ={IEEE Micro},
volume = {25},
number = {2},
issn = {0272-1732},
year = {2005},
pages = {8-9},
doi = {http://doi.ieeecomputersociety.org/10.1109/MM.2005.29},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - MGZN
JO - IEEE Micro
TI - Hot Chips 16: Power, Parallelism, and Memory Performance
IS - 2
SN - 0272-1732
SP8
EP9
EPD - 8-9
A1 - Bill Dally,
A1 - Keith Diefendorff,
PY - 2005
VL - 25
JA - IEEE Micro
ER -
 
Bill Dally, Stanford University
Keith Diefendorff, Apple Computer
We are pleased to introduce this special issue of IEEE Micro featuring papers that capture the best presentations from the Hot Chips 16 conference held last summer at Stanford University.
Citation:
Bill Dally, Keith Diefendorff, "Hot Chips 16: Power, Parallelism, and Memory Performance," IEEE Micro, vol. 25, no. 2, pp. 8-9, Mar./Apr. 2005, doi:10.1109/MM.2005.29
Usage of this product signifies your acceptance of the Terms of Use.