Energy-Efficient Thread-Level Speculation

DOI Bookmark:

http://doi.ieeecomputersociety.org/10.1109/MM.2006.11

January/February 2006 (vol. 26 no. 1) pp. 80-91

	This Article
	PURCHASE ARTICLE: $19 PDF HTML IEEE Xplore Subscribers
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Jose Renau Articles by Karin Strauss Articles by Luis Ceze Articles by Wei Liu Articles by Smruti R. Sarangi Articles by James Tuck Articles by Josep Torrellas

	ASCII Text	x
	Jose Renau, Karin Strauss, Luis Ceze, Wei Liu, Smruti R. Sarangi, James Tuck, Josep Torrellas, "Energy-Efficient Thread-Level Speculation," IEEE Micro, vol. 26, no. 1, pp. 80-91, January/February, 2006.

	BibTex	x
	@article{ 10.1109/MM.2006.11, author = {Jose Renau and Karin Strauss and Luis Ceze and Wei Liu and Smruti R. Sarangi and James Tuck and Josep Torrellas}, title = {Energy-Efficient Thread-Level Speculation}, journal ={IEEE Micro}, volume = {26}, number = {1}, issn = {0272-1732}, year = {2006}, pages = {80-91}, doi = {http://doi.ieeecomputersociety.org/10.1109/MM.2006.11}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - MGZN JO - IEEE Micro TI - Energy-Efficient Thread-Level Speculation IS - 1 SN - 0272-1732 SP80 EP91 EPD - 80-91 A1 - Jose Renau, A1 - Karin Strauss, A1 - Luis Ceze, A1 - Wei Liu, A1 - Smruti R. Sarangi, A1 - James Tuck, A1 - Josep Torrellas, PY - 2006 KW - Thread-level speculation KW - chip multiprocessors KW - out-of-order task spawning VL - 26 JA - IEEE Micro ER -

Jose Renau, University of California at Santa Cruz

Karin Strauss, University of Illinois at Urbana-Champaign

Luis Ceze, University of Illinois at Urbana-Champaign

Wei Liu, University of Illinois at Urbana-Champaign

Smruti R. Sarangi, University of Illinois at Urbana-Champaign

James Tuck, University of Illinois at Urbana-Champaign

Josep Torrellas, University of Illinois at Urbana-Champaign

Chip multiprocessors with thread-level speculation have become the subject of intense research. This work refutes the claim that such a design is necessarily too energy inefficient. In addition, it proposes out-of-order task spawning to exploit more sources of speculative task-level parallelism.

Index Terms:

Thread-level speculation, chip multiprocessors, out-of-order task spawning

Citation:

Jose Renau, Karin Strauss, Luis Ceze, Wei Liu, Smruti R. Sarangi, James Tuck, Josep Torrellas, "Energy-Efficient Thread-Level Speculation," IEEE Micro, vol. 26, no. 1, pp. 80-91, Jan./Feb. 2006, doi:10.1109/MM.2006.11

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.