loading...
A Complete MP3 Decoder on a Chip
Anaheim, California, USA June 12-June 13
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MSE.2005.62005 IEEE International Conference on ...
 This Article 
 
PURCHASE ARTICLE: $0
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Hugo Hedberg, Lund University
Thomas Lenart, Lund University
Henrik Svensson, Lund University
This paper presents the result from a project course, focusing on all levels in the ASIC design flow by implementing a complete MP3 decoder. Two student teams developed a decoder targeting ASIC and FPGA, respectively. The ASIC decoder, fabricated in a 0.35 µm process from AMI semiconductor, consumes 40mW with a supply voltage ov 2V running at 12 MHz. The FPGA decoder has been implemented and verified on a Virtex-II platform.
Citation:
Hugo Hedberg, Thomas Lenart, Henrik Svensson, "A Complete MP3 Decoder on a Chip," mse, pp.103-104, 2005 IEEE International Conference on Microelectronic Systems Education (MSE'05), 2005
Usage of this product signifies your acceptance of the Terms of Use.