Architecture of the Scalable Communications Core

Princeton, New Jersey May 07-May 09

DOI Bookmark:

http://doi.ieeecomputersociety.org/10.1109/NOCS.2007.11

First International Symposium on Netw ...

	This Article
	PURCHASE ARTICLE: $19 PDF HTML IEEE Xplore Subscribers
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Jeff Hoffman Articles by David Arditti Ilitzky Articles by Anthony Chun Articles by Aliaksei Chapyzhenka

	ASCII Text	x
	Jeff Hoffman, David Arditti Ilitzky, Anthony Chun, Aliaksei Chapyzhenka, "Architecture of the Scalable Communications Core," Networks-on-Chip, International Symposium on, pp. 40-52, First International Symposium on Networks-on-Chip (NOCS'07), 2007.

	BibTex	x
	@article{ 10.1109/NOCS.2007.11, author = {Jeff Hoffman and David Arditti Ilitzky and Anthony Chun and Aliaksei Chapyzhenka}, title = {Architecture of the Scalable Communications Core}, journal ={Networks-on-Chip, International Symposium on}, volume = {0}, year = {2007}, isbn = {0-7695-2773-6}, pages = {40-52}, doi = {http://doi.ieeecomputersociety.org/10.1109/NOCS.2007.11}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Networks-on-Chip, International Symposium on TI - Architecture of the Scalable Communications Core SN - 0-7695-2773-6 SP40 EP52 A1 - Jeff Hoffman, A1 - David Arditti Ilitzky, A1 - Anthony Chun, A1 - Aliaksei Chapyzhenka, PY - 2007 KW - null VL - 0 JA - Networks-on-Chip, International Symposium on ER -

Jeff Hoffman, Intel Corporation, California, USA

David Arditti Ilitzky, Intel Corporation, California, USA

Anthony Chun, Intel Corporation, California, USA

Aliaksei Chapyzhenka, Intel Corporation, California, USA

The Scalable Communications Core (SCC) is a power- and area-efficient solution for physical layer (PHY) and lower MAC processing of concurrent multiple wireless protocols. Our architecture consists of coarse-grained, heterogeneous, programmable accelerators connected via a packet-based 3-ary 2- cube Network on Chip (NoC). The combination of the accelerators, which were developed for key communications operations, and the NoC results in an architecture that is flexible for multiple protocols, extensible for future standards and scalable to support multiple simultaneous streams.

Citation:

Jeff Hoffman, David Arditti Ilitzky, Anthony Chun, Aliaksei Chapyzhenka, "Architecture of the Scalable Communications Core," nocs, pp.40-52, First International Symposium on Networks-on-Chip (NOCS'07), 2007

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.