Applying Dataflow Analysis to Dimension Buffers for Guaranteed Performance in Networks on Chip

April 07-April 10

DOI Bookmark:

http://doi.ieeecomputersociety.org/10.1109/NOCS.2008.17

Second ACM/IEEE International Symposi ...

	This Article
	PURCHASE ARTICLE: $19 PDF HTML IEEE Xplore Subscribers
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Andreas Hansson Articles by Maarten Wiggers Articles by Arno Moonen Articles by Kees Goossens Articles by Marco Bekooij

	ASCII Text	x
	Andreas Hansson, Maarten Wiggers, Arno Moonen, Kees Goossens, Marco Bekooij, "Applying Dataflow Analysis to Dimension Buffers for Guaranteed Performance in Networks on Chip," Networks-on-Chip, International Symposium on, pp. 211-212, Second ACM/IEEE International Symposium on Networks-on-Chip (nocs 2008), 2008.

	BibTex	x
	@article{ 10.1109/NOCS.2008.17, author = {Andreas Hansson and Maarten Wiggers and Arno Moonen and Kees Goossens and Marco Bekooij}, title = {Applying Dataflow Analysis to Dimension Buffers for Guaranteed Performance in Networks on Chip}, journal ={Networks-on-Chip, International Symposium on}, volume = {0}, year = {2008}, isbn = {978-0-7695-3098-7}, pages = {211-212}, doi = {http://doi.ieeecomputersociety.org/10.1109/NOCS.2008.17}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Networks-on-Chip, International Symposium on TI - Applying Dataflow Analysis to Dimension Buffers for Guaranteed Performance in Networks on Chip SN - 978-0-7695-3098-7 SP211 EP212 A1 - Andreas Hansson, A1 - Maarten Wiggers, A1 - Arno Moonen, A1 - Kees Goossens, A1 - Marco Bekooij, PY - 2008 KW - Real-Time Performance KW - System on Chip KW - Network on Chip KW - Cyclo-Static Dataflow VL - 0 JA - Networks-on-Chip, International Symposium on ER -

A Network on Chip (NoC) with end-to-end flow control is modelled by a cyclo-static dataflow graph. Using the proposed model together with state-of-the-art dataflow analysis algorithms, we size the buffers in the network interfaces. We show, for a range of NoC designs, that buffer sizes are determined with a run time comparable to existing analytical methods, and results comparable to exhaustive simulation.

Index Terms:

Real-Time Performance, System on Chip, Network on Chip, Cyclo-Static Dataflow

Citation:

Andreas Hansson, Maarten Wiggers, Arno Moonen, Kees Goossens, Marco Bekooij, "Applying Dataflow Analysis to Dimension Buffers for Guaranteed Performance in Networks on Chip," nocs, pp.211-212, Second ACM/IEEE International Symposium on Networks-on-Chip (nocs 2008), 2008

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.