loading...
Store-Ordered Streaming of Shared Memory
St. Louis, Missouri September 17-September 21
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/PACT.2005.3714th International Conference on Para ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Thomas F. Wenisch, Computer Architecture Laboratory (CALCM)
Stephen Somogyi, Computer Architecture Laboratory (CALCM)
Nikolaos Hardavellas, Computer Architecture Laboratory (CALCM)
Jangwoo Kim, Computer Architecture Laboratory (CALCM)
Chris Gniady, Computer Science Dept. University of Arizona
Anastassia Ailamaki, Computer Architecture Laboratory (CALCM) Carnegie Mellon University
Babak Falsafi, Computer Architecture Laboratory (CALCM) Carnegie Mellon University

Coherence misses in shared-memory multiprocessors account for a substantial fraction of execution time in many important scientific and commercial workloads. Memory streaming provides a promising solution to the coherence miss bottleneck because it improves memory level parallelism and lookahead while using on-chip resources efficiently.

We observe that the order in which shared data are consumed by one processor is correlated to the order in which they were produced by another. We investigate this phenomenon and demonstrate that it can be exploited to send Store-ORDered Streams (SORDS) of shared data from producers to consumers, thereby eliminating coherent read misses. Using a trace-driven analysis of all user and OS memory references in a cache-coherent distributed shared-memory multiprocessor, we show that SORDS based memory streaming can eliminate between 36% and 100% of all coherent read misses in scientific workloads and between 23% and 48%in online transaction processing workloads.

Citation:
Thomas F. Wenisch, Stephen Somogyi, Nikolaos Hardavellas, Jangwoo Kim, Chris Gniady, Anastassia Ailamaki, Babak Falsafi, "Store-Ordered Streaming of Shared Memory," pact, pp.75-86, 14th International Conference on Parallel Architectures and Compilation Techniques (PACT'05), 2005
Usage of this product signifies your acceptance of the Terms of Use.