loading...
Hardware/Firmware Verification of Graphic IP
Porto Alegre, RS, Brazil May 28-May 30
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/RSP.2007.2518th IEEE/IFIP International Workshop ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Kamdem Romain, STMicroelectronics

This paper describes methods and simulation techniques used to verify the functional correctness of a Flexible Video Processing Engine IP1.

The verification environment relies on co-simulation of the RTL IP under-design with Functional Building Blocks2, developed using SystemC constructs. We try here to assess a number of problems encountered during the verification of complex IPs such as flexibility of functions, simulation speed and performance.

Citation:
Kamdem Romain, "Hardware/Firmware Verification of Graphic IP," rsp, pp.48-56, 18th IEEE/IFIP International Workshop on Rapid System Prototyping (RSP '07), 2007
Usage of this product signifies your acceptance of the Terms of Use.