loading...
A Verified Formal Model of a VC Generator
Columbia, Maryland April 24-April 28
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/SEW.2006.730th Annual IEEE/NASA Software Engine ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
R.D. Arthan, Lemma 1 Ltd., UK
This paper describes some modelling work carried out to inform understanding of an Ada verification system. It presents a simple formal model in Z of a refinement notation comprising a miniature, but complete, imperative programming language annotated with formal specifications. The semantics of that programming language and the notion of correctness relative to the specification annotations is defined. A semantic model of a verification condition generator is given which can be proved to be sound with respect both to the programming language semantics and to the intensional semantics of the specification annotations. The specifications and proofs were prepared using the ProofPower system and all proofs have been fully machine-checked. We argue that the use of appropriate abstractions and good tools make machine-checked proof a realistic and beneficial target.
Citation:
R.D. Arthan, "A Verified Formal Model of a VC Generator," sew, pp.263-271, 30th Annual IEEE/NASA Software Engineering Workshop SEW-30 (SEW'06), 2006
Usage of this product signifies your acceptance of the Terms of Use.