Using Weighted Scan Enable Signals to Improve Test Effectiveness of Scan-Based BIST
|
The conventional test-per-scan built-in self-test (BIST) scheme needs a number of shift cycles followed by one capture cycle. Fault effects received by the scan flip-flops are shifted out while shifting in the next test vector like scan testing. Unlike deterministic testing, it is unnecessary to apply a complete test vector to the scan chains. A new scan-based BIST scheme is proposed by properly controlling the scan enable signals of the scan chains. Different weighted values are assigned to the scan enable signals of scan flip-flops in separate scan chains. Capture cycles can be inserted at any clock cycle if necessary. A new testability estimation procedure according to the proposed testing scheme is presented. A greedy procedure is proposed to select a weight for each scan chain. Experimental results show that the proposed method can improve test effectiveness of scanbased BIST greatly, and most circuits can obtain complete fault coverage or very close to complete fault coverage.
[1] 1619 M. Abramovici, M.A. Breuer, and A.D. Friedman, Digital Systems Testing and Testable Design. IEEE Press, 1995.
[2] V.D. Agrawal, C.R. Kime, and K.K. Saluja, “A Tutorial on Built-In Self-Test, Part 1: Principles,” IEEE Design and Test of Computers, vol. 10, no. 2, pp. 73-82, Apr. 1993.
[3] P.H. Bardell, W.H. McAnney, and J. Savir, Built-In Test for VLSI: Pseudo-Random Techniques. Wiley, 1987.
[4] F. Brglez, “On Testability of Combinational Networks,” Proc. IEEE Int'l Symp. Circuits and Systems, pp. 221-225, 1984.
[5] M. Bushnell and V.D. Agrawal, Essentials of Electronic Testing. Kluwer Academic, 2000.
[6] K. Chakrabarty and B.T. Murray, “Design of Built-In Test Generator Circuits Using Width Compression,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 17, no. 10, pp. 1044-1051, 1998.
[7] M. Chatterjee and D.K. Pradhan, “A BIST Pattern Generator Design for Near-Perfect Fault Coverage,” IEEE Trans. Computers, vol. 52, no. 12, pp. 1543-1557, Dec. 2003.
[8] K.T. Cheng and C.J. Lin, “Timing-Driven Test Point Insertion for Full Scan and Partial Scan Design,” Proc. IEEE Int'l Test Conf., pp.506-514, 1995.
[9] Y. Huang, I. Pomeranz, S.M. Reddy, and J. Rajski, “Improving the Property of At-Speed Tests,” Proc. IEEE/ACM Int'l Conf. Computer-Aided Design, pp. 459-463, 2000.
[10] A. Jas, C.V. Krishna, and N.A. Touba, “Weighted Pseudo-Random Hybrid BIST,” IEEE Trans. VLSI Systems, vol. 12, no. 12, pp. 1277-1283, 2004.
[11] B. Konemann, J. Mucha, and C. Zwiehoff, “Built-In Logic Block Observation Technique,” Proc. IEEE Int'l Test Conf., pp. 37-41, 1979.
[12] L. Lai, J. Patel, T. Rinderkneck, and W.T. Cheng, “Logic BIST with Scan Chain Segmentation,” Proc. IEEE Int'l Test Conf., pp. 57-66, 2004.
[13] A. Majumdar, “On Evaluating and Optimizing Weights for Weighted Random Pattern Testing,” IEEE Trans. Computers, vol. 45, no. 8, pp. 906-916, Aug. 1996.
[14] F. Muradali, V.K. Agrawal, and B. Nadeau-Dostie, “A New Procedure for Weighted Random Built-in Self-Test,” Proc. IEEE Int'l Test Conf., pp. 660-668, 1990.
[15] T.M. Niermann, W.T. Cheng, and J.H. Patel, “PROOFS: A Fast Memory Efficient Sequential Circuit Fault Simulator,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 11, no. 2, pp. 198-207, 1992.
[16] J. Rajski, N. Tamarapalli, and J. Tyszer, “Automated Synthesis of Large Phase Shifters for Built-In Self-Test,” Proc. IEEE Int'l Test Conf., pp. 1047-1056, 1998.
[17] J. Rajski, N. Tamarapalli, and J. Tyszer, “Automated Synthesis of Phase Shifters for Built-In Self-Test,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 19, no. 10, pp. 1175-1188, 2000.
[18] J. Savir, “Distributed Generation of Weighted Random Patterns,” IEEE Trans. Computers, vol. 48, no. 12, pp. 1364-1368, Dec. 1999.
[19] H.C. Tsai, K.T. Cheng, and S. Bhawmik, “On Improving Test Quality of Scan-Based BIST,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 19, no. 8, pp. 928-938, 2000.
[20] L.T. Wang, X. Wen, P.C. Hsu, S. Wu, and J. Guo, “At-Speed Logic BIST Architecture for Multi-Clock Designs,” Proc. IEEE Int'l Conf. Computer Design, pp. 475-478, 2005.
[21] S. Wang, “Low Hardware Overhead Scan-Based 3-Weight Random BIST,” Proc. IEEE Int'l Test Conf., pp. 868-877, 2001.
[22] H.J. Wunderlich, “Multiple Distributions of Biased Random Test Patterns,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 9, no. 6, pp. 584-593, 1990.
[23] D. Xiang, M.J. Chen, J.G. Sun, and H. Fujiwara, “Improving Test Effectiveness of Scan-Based BIST Using Scan Chain Partitioning,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 24, no. 6, pp. 916-927, June 2005.
[24] D. Xiang, Y. Xu, and H. Fujiwara, “Non-Scan Design for Testability for Synchronous Sequential Circuits Based on Conflict Resolution,” IEEE Trans. Computers, vol. 52, no. 8, pp. 1063-1075, Aug. 2003.
[25] D. Xiang, K. Li, J. Sun, and H. Fujiwara, “Reconfigured Scan Forest for Test Application Cost, Test Data Volume, and Test Power Reduction,” IEEE Trans. Computers, vol. 56, no. 4, pp. 557-562, Apr. 2007.
[26] D. Xiang, Y. Zhao, K. Chakrabarty, J. Sun, and H. Fujiwara, “Compressing Test Data for Deterministic BIST Using a Reconfigurable Scan Architecture,” Proc. IEEE Asian Test Symp., pp. 299-304, 2006.
Index Terms:
Random testability, scan-based BIST, scan enable signal, weighted random testing
Citation:
Dong Xiang, Mingjing Chen, Hideo Fujiwara, "Using Weighted Scan Enable Signals to Improve Test Effectiveness of Scan-Based BIST," IEEE Transactions on Computers, vol. 56, no. 12, pp. 1619-1628, July 2007, doi:10.1109/TC.2007.70767
PURCHASE ARTICLE: $19
IEEE Xplore Subscribers
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb