Testing Clock Distribution Circuits Using an Analytic Signal Method

Baltimore, Maryland October 30-November 01

DOI Bookmark:

http://doi.ieeecomputersociety.org/10.1109/TEST.2001.966648

International Test Conference 2001 (I ...

	This Article
	PURCHASE ARTICLE: $19 PDF HTML IEEE Xplore Subscribers
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Takahiro J. Yamaguchi Articles by Mani Soma Articles by Jim Nissen Articles by David Halter Articles by Rajesh Raina Articles by Masahiro Ishida

	ASCII Text	x
	Takahiro J. Yamaguchi, Mani Soma, Jim Nissen, David Halter, Rajesh Raina, Masahiro Ishida, "Testing Clock Distribution Circuits Using an Analytic Signal Method," Test Conference, International, pp. 323, International Test Conference 2001 (ITC'01), 2001.

	BibTex	x
	@article{ 10.1109/TEST.2001.966648, author = {Takahiro J. Yamaguchi and Mani Soma and Jim Nissen and David Halter and Rajesh Raina and Masahiro Ishida}, title = {Testing Clock Distribution Circuits Using an Analytic Signal Method}, journal ={Test Conference, International}, volume = {0}, year = {2001}, isbn = {0-7803-7171-2}, pages = {323}, doi = {http://doi.ieeecomputersociety.org/10.1109/TEST.2001.966648}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Test Conference, International TI - Testing Clock Distribution Circuits Using an Analytic Signal Method SN - 0-7803-7171-2 SP EP A1 - Takahiro J. Yamaguchi, A1 - Mani Soma, A1 - Jim Nissen, A1 - David Halter, A1 - Rajesh Raina, A1 - Masahiro Ishida, PY - 2001 KW - null VL - 0 JA - Test Conference, International ER -

Takahiro J. Yamaguchi, Advantest Laboratories, Ltd.

Mani Soma, University of Washington

Jim Nissen, Motorola Inc.

David Halter, Motorola Inc.

Rajesh Raina, Motorola Inc.

Masahiro Ishida, Advantest Laboratories, Ltd.

This paper presents an application of a new analytic signal method for measuring clock skews in the clock distribution network of microprocessors. The method can measure skews between the master system clock and distributed clocks, between two distributed clocks, or between clocks whose frequencies are related by frequency division. Experimental data using a PowerPC TM microprocessor is presented for validation.

Citation:

Takahiro J. Yamaguchi, Mani Soma, Jim Nissen, David Halter, Rajesh Raina, Masahiro Ishida, "Testing Clock Distribution Circuits Using an Analytic Signal Method," itc, pp.323, International Test Conference 2001 (ITC'01), 2001

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.