loading...
Phase Change Memory Faults
Hyderabad, India January 03-January 07
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.13419th International Conference on VLSI ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
M. Jagadesh Kumar, Indian Institute of Technology - New Delhi
Ali A. Orouji, Semnan University
Using two-dimensional simulation, we report a new Gate-induced Barrier Field Effect Transistor (GBFET) which exhibits at least three orders of magnitude less OFF state leakage current when compared to a conventional poly-Si TFT. We demonstrate that the GBFET is completely free of pseudo-subthreshold conduction making it a very attractive device for active matrix liquid crystal display systems.
Citation:
M. Jagadesh Kumar, Ali A. Orouji, "Phase Change Memory Faults," vlsid, pp.108-112, 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06), 2006
Usage of this product signifies your acceptance of the Terms of Use.