loading...
Session Abstract
Berkeley, California April 30-May 04
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/VTS.2006.6424th IEEE VLSI Test Symposium
 This Article 
 
PURCHASE ARTICLE: $0
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Rajesh Galivanche, Intel Corporation
Bob Gottlieb, Intel Corporation
Moore?s law has enabled an ever increasing number of transistors in a given area, and this is expected to continue at least for the next decade. The additional transistors have enabled increased functionality in the products resulting in a richer user experience, while staying roughly within the same cost envelope. Over the last several years, innovations in design micro-architecture, signaling technologies, circuit styles, process technologies, power delivery and packaging have enabled us to further utilize the increased transistor count. Designer productivity has also been greatly improved due to EDA innovations such as high-level design languages, logic synthesis, verification, timing analysis, physical design and design re-use. As a result, the design complexity has steadily increased.
Citation:
Rajesh Galivanche, Bob Gottlieb, "Session Abstract," vts, pp.422-423, 24th IEEE VLSI Test Symposium, 2006
Usage of this product signifies your acceptance of the Terms of Use.